

10 to 16 Bit, R/D Converter with Built-in Reference Oscillator

FEATURES

- Maximum Tracking Rate: 3125rps (10-bit Resolution Rate)
- Angular Accuracy: ± 4 Arc Minutes (± 1 LSB)
- Configurable Resolution Rate: 10/12/14/16 Bits
- Parallel and Serial 10-bit to 16-bit Data Ports
- Position and Velocity Outputs
- System Fault Detection
- Programmable Fault Detection Threshold
- Differential Inputs
- Integration Incremental Encoder Emulation
- Built-in Programmable Sine Wave Excitation Source
- Compatible with DSP and SPI Interface Protocol
- Power Supply: 5V, Interface Voltage: 2.3V to 5V
- Operating Temperature Range: $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$

PRODUCT DESCRIPTION

The MS5910PA is a resolver-to-digital converter, which can configure the 10-bit to 16-bit resolution rate. The sine wave excitation circuit is integrated on this chip. Peak-to-peak amplitude that sine and cosine allow to input is from 2.3V to 4.0V. And The frequency range is from 2kHz to 20kHz. The converter can output angles and digits corresponding to velocity in parallel and serial.

The MS5910PA is available in LQFP48 package.

APPLICATIONS

- Servo Motor Control
- Encoder Emulation
- Electric Power Steering
- Alternator
- Vehicle Motion Detection and Control

PRODUCT SPECIFICATION

Part Number	Package	Marking
MS5910PA	LQFP48	MS5910PA

BLOCK DIAGRAM





TABLE of CONTENTS

1. FEATURES	1
2. PRODUCT DESCRIPTION	1
3. APPLICATIONS	1
4. PRODUCT SPECIFICATION	1
5. BLOCK DIAGRAM.....	1
6. TABLE of CONTENTS	2
7. PIN CONFIGURATION	3
8. PIN DESCRIPTION	4
9. ABSOLUTE MAXIMUM RATINGS	7
10. ELECTRICAL CHARACTERISTICS	8
11. TYPICAL APPLICATION	11
12. PACKAGE OUTLINE DIMENSIONS	12
13. MARKING and PACKAGING SPECIFICATION	13
14. STATEMENT	14
15. MOS CIRCUIT OPERATION PRECAUTIONS	15

PIN CONFIGURATION



PIN DESCRIPTION

Pin	Name	Type	Description
1	RES1	I	Resolution Select 1. Logic Input. Using RES1 and RES0 to set the resolution rate of the MS5910PA.
2	\overline{CS}	I	Chip Select, Enabled When \overline{CS} is in Low Level.
3	\overline{RD}	I	Edge-triggered Logic Input. When POE is in high level, this pin outputs frame synchronization signal from DB15 to DB0 and enabling signal as parallel data. When \overline{CS} and \overline{RD} are in low level, the output buffer is enabled. When POE is in low level, \overline{RD} pin should keep in high level.
4	$\overline{WR}/\overline{FSYNC}$	I	Edge-triggered Logic Input. When POE pin is in high level, this pin inputs frame synchronization signal from DB7 to DB0 and enabling signal as parallel data. When \overline{CS} and $\overline{WR}/\overline{FSYNC}$ are in low level, the input buffer is enabled. When POE pin is in low level, $\overline{WR}/\overline{FSYNC}$ is used as frame synchronization signal and enabling signal for serial data bus.
5	DGND	-	Digital Ground.
6	DVDD	-	Digital Power Supply.
7	CLKIN	I	Clock Input. A crystal or oscillator can provide clock for MS5910P, and the single-ended clock can be applied to CLKIN pin. The rated power range is from 6.144MHz to 10.24 MHz.
8	XTALOUT	O	Crystal Oscillator Output. When using a crystal or oscillator clock, the crystal should be applied to CLKIN and XTALOUT pins. When using a single-ended clock source, XTALOUT should not in connection.
9	POE	I	Parallel Output Enable. Logic Input. When POE pin is in high level, parallel interface is chosen; When it is in low level, serial interface is chosen.
10	\overline{SAMPLE}	I	Sample Result. Logic Input. When \overline{SAMPLE} is in falling edge, data are transferred from position and velocity integrators to the relevant register. The fault register is also updated.

Pin	Name	Type	Description
11	DB15/SDO	O	Data Bit 15 Output/Serial Data Output. When POE is in high level, this pin is used as DB15. When it is in low level, this pin is used as SDO.
12	DB14/SDI	I/O	Data Bit 14 Output/Serial Data Input Bus. When POE is in high level, this pin is used as DB14. When it is in low level, this pin is used as SDI.
13	DB13/SCLK	I/O	Data Bit 13 Output/Serial Data Input Clock. When POE is in high level, this pin is used as DB13; When it is in low level, this pin is used as a serial clock.
14	DB12	O	Data Bit 12 Output.
15	DB11	O	Data Bit 11 Output.
16	DB10	O	Data Bit 10 Output.
17	DB9	O	Data Bit 9 Output.
18	VDRIVE	-	Digital Interface Power Supply.
19	DGND	-	Digital Ground.
20	DB8	O	Data Bit 8 Output.
21	DB7	O	Data Bit 7 Output.
22	DB6	O	Data Bit 6 Output.
23	DB5	O	Data Bit 5 Output.
24	DB4	O	Data Bit 4 Output.
25	DB3	O	Data Bit 3 Output.
26	DB2	O	Data Bit 2 Output.
27	DB1	O	Data Bit 1 Output.
28	DB0	O	Data Bit 0 Output.
29	A	O	Incremental Encoder Emulation Output A.
30	B	O	Incremental Encoder Emulation Output B.
31	NM	O	North Marker Incremental Encoder Emulation Output.
32	DIR	O	Rotation Direction Output. High level represents that angular rotation is increasing.
33	RESET	I	Chip Reset Signal Input, Effective in Low Level.
34	LOT	O	Tracking Loss, Logic Output.
35	DOS	O	Signal Degradation, Logic Output.

Pin	Name	Type	Description
36	A1	I	Mode Select 1, Logic Input. Using A1 and A0 to choose MS5910PA mode.
37	A0	I	Mode Select 0, Logic Input. Using A1 and A0 to choose MS5910PA mode.
38	EXC	O	On-chip Integrated Excitation Signal Positive Output.
39	EXC_N	O	On-chip Integrated Excitation Signal Complementary Output.
40	AGND	-	Analog Ground.
41	SIN	I	Positive Analog Input of Differential SIN/SINLO Pair. Input range is from 2.3Vp-p to 4.0Vp-p.
42	SINLO	I	Negative Analog Input of Differential SIN/SINLO Pair. Input range is from 2.3Vp-p to 4.0Vp-p.
43	AVDD	-	Analog Power Supply.
44	COSLO	I	Negative Analog Input of Differential COS/COSLO Pair. Input range is from 2.3Vp-p to 4.0Vp-p.
45	COS	I	Positive Analog Input of Differential COS/COSLO Pair. Input range is from 2.3Vp-p to 4.0Vp-p.
46	REFBYP	-	Reference Voltage Bypass. Decoupling capacitance is connected with this pin. The recommended values are 10 μ F and 0.01 μ F.
47	REFOUT	O	Reference Voltage Output.
48	RES0	I	Resolution Rate Select 0. Logic Input. Using RES1 and RES0 to configure the resolution rate of the MS5910PA.

ABSOLUTE MAXIMUM RATINGS

Any exceeding absolute maximum rating application causes permanent damage to device. Because long-time absolute operation state affects device reliability. Absolute ratings just conclude from a series of extreme tests. It doesn't represent chip can operate normally in these extreme conditions.

Parameter		Range	Unit
Analog Power Supply Range	AVDD to AGND, DGND	-0.3 ~ +7.0	V
Digital Power Supply Range	DVDD to AGND, DGND	-0.3 ~ +7.0	V
Digital Interface Power Supply Range	VDRIVE to AGND, DGND	-0.3 ~ +7.0	V
Analog Power Supply to Digital Power Supply	AVDD to DVDD	-0.3 ~ +0.3	V
Analog Ground to Digital Ground	AGND to DGND	-0.3 ~ +0.3	V
Analog Input Voltage Range		-0.3 ~ AVDD+0.3	V
Digital Input Voltage Range		-0.3 ~ VDRIVE+0.3	V
Digital Output Voltage Range		-0.3 ~ VDRIVE+0.3	V
Analog Output Voltage Range		-0.3 ~ AVDD+0.3	V
Storage Temperature Range	T _{STG}	-65 ~ 150	°C
Soldering Temperature(10s)		260	°C
ESD (HBM)	V _{ESD}	±5000	V
Operating Temperature Range	T _A	-40 ~ 125	°C

ELECTRICAL CHARACTERISTICS


Unless otherwise noted, AVDD = DVDD = 5.0 V \pm 5%, CLKIN = 8.192 MHz \pm 25%, EXC Frequency = 10 kHz to 20 kHz (10 Bits), 6 kHz to 20 kHz (12 Bits), 3kHz to 12 kHz (14 Bits), 2 kHz to 10 kHz (16 Bits); T_A = T_{MIN} to T_{MAX1}.

Parameter	Condition	Min	Typ	Max	Unit
Sine, Cosine Inputs					
Voltage Amplitude	Differential SIN to SINLO, COS to COSLO	2.3	3.15	4.0	Vp-p
Input Bias Current	V _{IN} = 4.0 V p-p, CLKIN = 8.192MHz			10	μA
Input Impedance	V _{IN} = 4.0 V p-p, CLKIN = 8.192MHz	400			kΩ
Phase Lock Range	Sine/Cosine VS. EXC Output Control Register D3 = 0	-44		+44	Degree
Common-mode Rejection	10Hz to 1MHz, Control Register D4 = 0		±30		arc sec/V
Angular Accuracy					
Angular Accuracy			±4+1LSB		arc min
Resolution Rate	No Missing Codes	10,12,14,16			Bit
Integral Nonlinearity (INL)	10Bit		±1		LSB
	12Bit		±2		LSB
	14Bit		±4		LSB
	16Bit		±12		LSB
Differential Nonlinearity (DNL)			±1		LSB
Repeatability			±1		LSB
Velocity Outputs					
Velocity Accuracy	10Bit, Zero Acceleration		±0.44	±4	LSB
	12Bit, Zero Acceleration		±0.7	±4	LSB
	14Bit, Zero Acceleration		±2.2	±8	LSB
	16Bit, Zero Acceleration		±2.4	±32	LSB
Resolution Rate		9, 11, 13, 15			Bit
Dynamic Characteristics					
Bandwidth	10Bit, CLKIN = 8.192MHz	2900		5300	Hz
	12Bit, CLKIN = 8.192MHz	1200		2200	Hz
	14Bit, CLKIN = 8.192MHz	600		1200	Hz
	16Bit, CLKIN = 8.192MHz	125		275	Hz

Parameter	Condition	Min	Typ	Max	Unit
Tracking Rate	10Bit, CLKIN = 8.192MHz			2500	rps
	12Bit, CLKIN = 8.192MHz			1000	rps
	14Bit, CLKIN = 8.192MHz			500	rps
	16Bit, CLKIN = 8.192MHz			125	rps
	10Bit, CLKIN = 10.24MHz			3125	rps
	12Bit, CLKIN = 10.24MHz			1250	rps
	14Bit, CLKIN = 10.24MHz			625	rps
	16Bit, CLKIN = 10.24MHz			156.25	rps
Acceleration Error	10Bit, 50,000 rps ² , CLKIN = 8.192MHz		30		arc min
	12Bit, 10,000 rps ² , CLKIN = 8.192MHz		30		arc min
	14Bit, 2500 rps ² , CLKIN = 8.192MHz		30		arc min
	16Bit, 125 rps ² , CLKIN = 8.192MHz		30		arc min
Set-up Time 10° Step Input	10Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		0.44		ms
	12Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		2.16		ms
	14Bit, settle to ± 2 LSB, CLKIN = 8.192MHz		7.15		ms
	16Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		26.79		ms
Set-up Time 179° Step Input	10Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		1.53		ms
	12Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		5.32		ms
	14Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		15.13		ms
	16Bit, Settle to ± 2 LSB, CLKIN = 8.192MHz		40.2		ms
EXC, EXC_N Outputs					
Voltage	Load $\pm 100\mu\text{A}$, Typical Differential Output (EXC to EXC_N) = 7.8Vp-p		3.9		Vp-p
Center Voltage			2.43		V
Frequency		2		20	kHz
DC Mismatch			7	30	mV
AC Mismatch			0	100	mV
Total Harmonic Distortion	First Five Harmonics		-53.98		dB


Parameter	Condition	Min	Typ	Max	Unit
Reference Voltage Source					
REFOUT	$\pm I_{OUT} = 100\mu A$		2.433		V
Temperature Drift			32.8		ppm/°C
PSRR			-67.95		dB
CLKIN					
Input Low Voltage (V_{IL})				0.8	V
Input High Voltage (V_{IH})		2.0			V
Logic Inputs					
Input Low Voltage (V_{IL})	VDRIVE = 2.7V to 5.25V			0.75	V
	VDRIVE = 2.3V to 2.7V			0.7	
Input High Voltage (V_{IH})	VDRIVE = 2.7V to 5.25V	1.9			V
	VDRIVE = 2.3V to 2.7V	1.7			
Low-level Input Current	I_{IL} (Non Pull-up)			10	μA
Low-level Input Current	I_{IL} (Pull-up)			70	μA
High-level Input Current		-10			μA
Logic Outputs					
Output Low Voltage (V_{OL})				0.4	V
Output High Voltage (V_{OH})	VDRIVE = 2.7 V to 5.25 V	2.4			V
	VDRIVE = 2.3 V to 2.7 V	2.0			V
High-level Three-state Leakage Current (I_{OZH})		-10			μA
Low-level Three-state Leakage Current (I_{OZL})				10	μA
Power Supply					
AVDD		4.5		5.5	V
DVDD		4.5		5.5	V
VDRIVE		2.3		5.5	V
Power Dissipation					
I_{AVDD}	CLKIN = 8.192MHz		8.25		mA
I_{DVDD}	CLKIN = 8.192MHz		14.4		mA
I_{DRIVE}	CLKIN = 8.192MHz		0.12		mA

TYPICAL APPLICATION



PACKAGE OUTLINE DIMENSIONS


LQFP48 (0707x1.4)



Symbol	Dimensions in Millimeters		
	Min	Typ	Max
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
c	0.13	-	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
e	0.50BSC		
L	0.45	-	0.75
L1	1.00REF		
θ	0	-	7°

MARKING and PACKAGING SPECIFICATION

1. Marking Drawing Description



Product Name: MS5910PA

Product Code: XXXXXXX

2. Marking Drawing Demand

Laser printing, contents in the middle, font type Arial.

3. Packaging Specification

Device	Package	Piece/Plate	Plate/Box	Piece/Box	Box/Carton	Piece/Carton
MS5910PA	LQFP48	250	10	2500	4	10000

Device	Package	Piece/Reel	Reel/Box	Piece/Box	Box/Carton	Piece/Carton
MS5910PA	LQFP48	1000	1	1000	8	8000

STATEMENT

- All Revision Rights of Datasheets Reserved for Ruimeng. Don't release additional notice.
Customer should get latest version information and verify the integrity before placing order.
- When using Ruimeng products to design and produce, purchaser has the responsibility to observe safety standard and adopt corresponding precautions, in order to avoid personal injury and property loss caused by potential failure risk.
- The process of improving product is endless. And our company would sincerely provide more excellent product for customer.

**MOS CIRCUIT OPERATION PRECAUTIONS**

Static electricity can be generated in many places. The following precautions can be taken to effectively prevent the damage of MOS circuit caused by electrostatic discharge:

1. The operator shall ground through the anti-static wristband.
2. The equipment shell must be grounded.
3. The tools used in the assembly process must be grounded.
4. Must use conductor packaging or anti-static materials packaging or transportation.



+86-571-89966911



Rm701, No.9 Building, No. 1 WeiYe Road, Puyan Street, Binjiang District, Hangzhou, Zhejiang



<http://www.relmon.com>