

16-Bit ADC with On-chip Reference

FEATURES

- I²C Interface
- On-chip Reference@3.3V: 2.048V ±0.1%
- Temperature Drift: 30ppm/°C
- Integrated PGA: Gain of One to Eight Times
- Integrated OSC
- 16Bit No Missing Codes
- INL: ±0.005%of FSR
- I²C Address Number: 8
- Programmable Data Rate: 15SPS to 240SPS
- Operating Voltage: 2.7V to 5.5V
- Low Current Consumption: 280µA@3.3V

PRODUCT DESCRIPTION

The MS5110S is a 16bit high-precision ADC. The on-chip reference provides a differential input range of ±2.048V. The MS5110S uses an I²C serial interface. The power supply ranges from 2.7V to 5.5V.

The MS5110S can perform conversions at rates of 15, 30, 60 or 240 samples per second (SPS). The MS5110S integrates programmable gain amplifier and gain is up to 8. In single-conversion mode, the MS5110S automatically enter power-down state after a conversion, greatly reducing power dissipation.

The MS5110S is designed for applications requiring high resolution measurement, specified space and power dissipation, such as portable instrument, industry control and smart transmitter.

APPLICATIONS

- Portable Instrument
- Industry Process Control
- Smart Transmitter
- Factory Automation
- Temperature Measurement


PRODUCT SPECIFICATION

Part Number	I ² C Address	Range	Package	Marking
MS5110S	1001 000	00	SOT23-6	5110S
MS5110S	1001 001	01	SOT23-6	5110S
MS5110S	1001 010	02	SOT23-6	5110S
MS5110S	1001 011	03	SOT23-6	5110S
MS5110S	1001 100	04	SOT23-6	5110S
MS5110S	1001 101	05	SOT23-6	5110S
MS5110S	1001 110	06	SOT23-6	5110S
MS5110S	1001 111	07	SOT23-6	5110S

TABLE of CONTENTS

1. FEATURES.....	1
2. PRODUCT DESCRIPTION.....	1
3. APPLICATIONS.....	1
4. PRODUCT SPECIFICATION	1
5. TABLE of CONTENTS	2
6. PIN CONFIGURATION.....	3
7. PIN DESCRIPTION.....	3
8. BLOCK DIAGRAM	3
9. ABSOLUTE MAXIMUM RATINGS	4
10. ELECTRICAL CHARACTERISTICS	5
11. FUNCTION DESCRIPTION	7
11.1 Analog-to-Digital Converter.....	7
11.2 Voltage Reference	7
11.3 Output Code Calculation.....	7
11.4 Clock Oscillator	8
11.5 Input Impedance.....	8
11.6 Aliasing.....	8
11.7 Operation Mode	8
11.8 Reset and Power-up	8
11.9 I ² C Interface	8
11.10 Result Register	9
11.11 Configuration Register	9
11.12 Reading from the MS5110S	11
11.13 Writing to the MS5110S	11
12. APPLICATIONS INFORMATION.....	12
12.1 Basic Connection.....	12
12.2 Connecting Multiple Devices	12
12.3 Low-Side Current Monitor	13
13. PACKAGE OUTLINE DIMENSIONS.....	14
14. MARKING and PACKAGING SPECIFICATION	15
15. STATEMENT	16
16. MOS CIRCUIT OPERATION PRECAUTIONS	17


PIN CONFIGURATION



PIN DESCRIPTION

Pin	Symbol	Type	Description
1	VIN+	I	Differential Positive Input
2	GND	-	Ground
3	SCL	I	Serial Clock Input
4	SDA	I/O	Serial Data: Transmits and Receives Data
5	VDD	-	Power Supply
6	VIN-	I	Differential Negative Input

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Any exceeding absolute maximum rating application causes permanent damage to device. Because long-time absolute operation state affects device reliability. Absolute ratings just conclude from a series of extreme tests. It doesn't represent chip can operate normally in these extreme conditions.

Symbol	Parameter	Ratings	Unit
Power Supply	V _{DD}	-0.3 ~ 6	V
Input Current	I _{IN}	100mA, Momentary	mA
		10mA, Continuous	mA
Analog Input (A0, A1 to GND)	V _{IN}	-0.3 ~ V _{DD} +0.3	V
SDA, SCL Voltage to GND	V	-0.5 ~ 6	V
Maximum Junction Temperature	T _{JMAX}	150	°C
Operating Temperature	T _A	-40 ~ 125	°C
Storage Temperature	T _{STG}	-65 ~ 150	°C
Lead Temperature	T	260	°C

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $V_{DD}=3.3V$, $T_A=25^\circ C$.

Parameter	Condition	Min	Typ	Max	Unit
Analog Input					
Full-Scale Input Voltage	$(V_{IN+})-(V_{IN-})$		$\pm 2.048/\text{PGA}$		V
Analog Input Voltage	V_{IN+} to GND, V_{IN-} to GND	GND-0.2		$V_{DD}+0.2$	V
Differential Input Impedance			2.8/PGA		MΩ
Common-Mode Input Impedance	PGA=1		3.5		MΩ
	PGA=2		3.5		MΩ
	PGA=4		1.8		MΩ
	PGA=8		0.9		MΩ
System Performance					
Resolution and No Missing Codes	DR=00		12		Bits
	DR=01		14		Bits
	DR=10		15		Bits
	DR=11		16		Bits
Output Rate	DR=00	180	240	320	SPS
	DR=01	45	60	80	SPS
	DR=10	22	30	40	SPS
	DR=11	11	15	20	SPS
Integral Non-linearity	DR=11, PGA=1, End Point ¹		± 0.005		% of FSR ²
Offset Error	PGA=1	-3	1	3	mV
	PGA=2	-3	1	3	
	PGA=4	-3	1	3	
	PGA=8	-3	1	3	
	PGA=1, $V_{DD}=5.0V$	-5	1	5	
	PGA=2, $V_{DD}=5.0V$	-5	1	5	
	PGA=4, $V_{DD}=5.0V$	-5	1	5	
	PGA=8, $V_{DD}=5.0V$	-5	1	5	
Offset Temperature Drift	PGA=1		1.2		$\mu V/^\circ C$
	PGA=2		0.6		$\mu V/^\circ C$
	PGA=4		0.3		$\mu V/^\circ C$
	PGA=8		0.3		$\mu V/^\circ C$

Parameter	Condition	Min	Typ	Max	Unit
Offset VS. VDD	PGA=1		800		µV/V
	PGA=2		400		µV/V
	PGA=4		200		µV/V
	PGA=8		150		µV/V
System Performance					
Gain Error			±0.1		%
Gain Error Temperature Drift			30		ppm/°C
Gain VS. VDD			80		ppm/V
Common-Mode Rejection Ratio	DC input and PGA=8		105		dB
	DC input and PGA=1		100		dB
Digital Input/Output					
High-level Input Voltage		0.75×V _{DD}		V _{DD}	V
Low-level Input Voltage		GND-0.5		0.25×V _{DD}	V
Low-level Output Voltage	I _{OL} =3mA	GND		0.4	V
High-level Input Current			±1		µA
Low-level Input Current			±1		µA
Power Supply Requirements					
Operating Voltage	V _{DD}	2.7		5.5	V
Supply Current	Power-down		0.2	2.5	µA
	Power-down, V _{DD} =5.0V		0.5	3.5	µA
	Operation		280	350	µA
	Operation, V _{DD} =5.0V		300	400	µA
Power Dissipation	V _{DD} =3.3V		0.92	1.16	mW
	V _{DD} =5.0V		1.5	2.0	mW

Note:

1. 99% of full-scale.
2. FSR = full-scale range = $2 \times 2.048V/\text{PGA} = 4.096V/\text{PGA}$.

FUNCTION DESCRIPTION

The MS5110S is a 16-bit, fully differential, delta-sigma analog-to-digital converter. The MS5110S consists of a delta-sigma A/D converter with adjustable gain, a 2.048V voltage reference, a clock oscillator, a digital filter and an I²C interface. It has easy design and configuration, so users can easily achieve accurate measurement

Analog-to-Digital Converter

The MS5110S A/D converter core consists of a differential switched-capacitor delta-sigma modulator and a digital filter. The modulator measures the voltage difference between the positive and negative analog inputs and compares it to reference voltage, which is 2.048V in the MS5110S. The digital filter receives a high-speed bit stream from the modulator and outputs digital signal, which is proportional to the input voltage.

Voltage Reference

The MS5110S has a 2.048V on-chip voltage reference without need for external reference.

Output Code Calculation

The number of bits for the MS5110S depends on update rate, as shown in Table 1.

Table 1. Minimum and Maximum Codes

Update Rate	Number Of Bits	Minimum Code	Maximum Code
15SPS	16	-32768	32767
30SPS	15	-16384	16383
60SPS	14	-8192	8191
240SPS	12	-2048	2047

The output code of the MS5110S is in binary two's complement format, right-justified and sign-extended.

Table 2 shows the output codes for various input levels.

Table 2. Output Codes for Different Input Signals

Data Rate	Differential Input Signal				
	-2.048V	-1LSB	0 (Ideal)	+1LSB	+2.048V
15SPS	8000 _H	FFFF _H	0000 _H	0001 _H	7FFF _H
30SPS	C000 _H	FFFF _H	0000 _H	0001 _H	3FFF _H
60SPS	E000 _H	FFFF _H	0000 _H	0001 _H	1FFF _H
240SPS	F800 _H	FFFF _H	0000 _H	0001 _H	07FF _H

Note 1: Differential input; do not drive the MS5110S absolute inputs below -200mV.

The output code is given by the expression:

$$\text{Output Code} = -1 \times \text{Minimum Code} \times \text{PGA} \times \frac{(V_{IN+}) - (V_{IN-})}{2.048V} \dots \dots \dots (V_{IN+} < V_{IN-})$$

$$\text{Output Code} = 1 \times \text{Maximum Code} \times \text{PGA} \times \frac{(V_{IN+}) - (V_{IN-})}{2.048V} \dots \dots \dots (V_{IN+} \geq V_{IN-})$$

The maximum code is $2^{n-1}-1$, while the minimum code is $-1 \times 2^{n-1}$.

Clock Oscillator

The MS5110S features an on-chip clock oscillator, which drives modulator and digital filter without need for external clock.

Input Impedance

The input stage of the MS5110S uses switched-capacitor. The equivalent resistance value depends on the capacitor value and switching frequency. The capacitor value depends on the PGA setting. The clock is generated by the on-chip clock oscillator. The typical operating frequency is 275kHz.

The common-mode and differential input impedance are different. Details see in Electrical Characteristics.

For input source with high output impedance, buffer may be necessary externally on input terminal.

Aliasing

If the input signal frequency of the MS5110S exceeds half of the update rate, aliasing will occur. To prevent aliasing, the input signal must be band-limited. The digital filter of the MS5110S provides some attenuation of high-frequency noise to some extent, but sinc filter cannot completely replace an anti-aliasing filter. For a few applications, external filtering also is needed.

When designing input filter circuit, remember to take into account the impedance match between the filter and the MS5110S input.

Operation Mode

The MS5110S has two conversion modes: continuous conversion and single conversion.

In continuous conversion mode, after a conversion has been completed, the MS5110S places the result in the result register and immediately begins another conversion.

In single conversion mode, the MS5110S will wait until the ST/DRDY bit in the configuration register is set to 1. Then the MS5110S starts a conversion. After the conversion is completed, the MS5110S places the result in the result register, resets the ST/DRDY bit to 0 and powers down.

When switched from continuous conversion mode to single conversion mode, the MS5110S completes the current conversion, resets the ST/DRDY bit to 0 and powers down.

Reset and Power-up

When the MS5110S powers up, it automatically performs a reset. The MS5110S sets all of the bits in the configuration register to their default settings.

The MS5110S responds to the I²C General Call Reset command. When the MS5110S receives a General Call Reset, it performs a reset.

I²C Interface

The MS5110S communicates through an I²C interface.

A timing diagram is shown in Figure 1. The related parameters for this diagram are given in Table 3.


Figure 1. I²C Timing Diagram

Table 3. Timing Diagram Definitions

Parameter	Fast-Speed Mode		Unit
	Min	Max	
t _(SCLK)	SCLK Operating Frequency	0.4	MHz
t _(BUF)	Bus START to STOP Idle Time	600	ns
t _(HDSTA)	START Hold Time	600	ns
t _(SUSTA)	Repeated START Setup Time	600	ns
t _(SUSTO)	STOP Setup Time	600	ns
t _(HDDAT)	Data Hold Time	0	ns
t _(SUDAT)	Data Setup Time	100	ns
t _(LOW)	SCLK Clock Low Level Period	1300	ns
t _(HIGH)	SCLK Clock High Level Period	600	ns
t _F	Clock/Data Fall Time	300	ns
t _R	Clock/Data Rise Time	300	ns

Result Register

The 16-bit result register contains the conversion result in binary two's complement format. After reset or power-up, the result register is cleared 0, and remains until the first conversion is completed. The format of result register is shown in Table 4.

Table 4. Result Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Configuration Register

The 8-bit configuration register can be used to control the operation mode, update rate and PGA. The format of configuration register is shown in Table 5. The default setting is 8CH.

Table 5. Configuration Register

Bit	7	6	5	4	3	2	1	0
Name	ST/DRDY	0	0	SC	DR1	DR0	PGA1	PGAO
Default	1	0	0	0	1	1	0	0

Bit 7 : ST/DRDY

The meaning of the ST/DRDY bit depends on whether it is being written to or read from.

In single conversion mode, writing 1 to the ST/DRDY bit indicates a conversion to start, and writing 0 has no effect. In continuous mode, the MS5110S ignores the value written to ST/DRDY.

In continuous conversion mode, use ST/DRDY bit to determine whether new conversion data is ready. If ST/DRDY is 1, the data in the result register has already been read. If it is 0, the data in the result register is new, and has not yet been read.

In single conversion mode, use ST/DRDY bit to determine whether a conversion has completed. If ST/DRDY is 1, the data in the result register is old, and the conversion is still in process. if it is 0, the data in the result register is the new conversion result.

The MS5110S first outputs the value of result register, then the value of configuration register. The state of the ST/DRDY bit applies to the data just read from the result register, rather than the data from the next read operation.

Bit 6-5 : Reserved

Bit 6-5 must be set to 0.

Bit 4 : SC

Conversion mode select bit. When SC is 1, the MS5110S is in single conversion mode; when SC is 0, it is in continuous conversion mode. The default setting is 0.

Bits 3-2 : DR

Update rate select bits, as shown in Table 6.

Table 6. DR Bits

DR1	DR0	Data Rate	Resolution
0	0	240SPS	12 Bit
0	1	60SPS	14 Bit
1	0	30SPS	15 Bit
¹	¹	15SPS	16 Bit

Note 1: Default setting

Bit 1-0 : PGA

Gain setting select bits, as shown in Table 7.

Table 7. PGA Bits

PGA1	PGA0	Gain
⁰ ¹	⁰ ¹	1
0	1	2
1	0	4
1	1	8

Note 1: Default setting

Reading from the MS5110S

Read the value in the result register and the configuration register. First address the MS5110S, then read three bytes from the device. The first two bytes are the result register's contents, and the third byte is the configuration register's contents.

It is not required to read the configuration register. It is permissible to read fewer than three bytes during a read operation. Reading more than three bytes from the MS5110S has no effect. All bytes from the fourth byte will be FFH.

The timing diagram of typical read operation for the MS5110S is shown in Figure 2.




Figure 2. Timing Diagram for Reading from the MS5110S

Writing to the MS5110S

Write to the configuration register. First address the MS5110S, then write into one byte. The byte will be written to the configuration register.

Writing more than one byte to the MS5110S has no effect. The MS5110S will ignore any byte after the first byte. The timing diagram of typical write operation for the MS5110S is shown in Figure 3.




Figure 3. Timing Diagram for Writing to the MS5110S

APPLICATIONS INFORMATION

Basic Connection

For many applications, the basic connection diagram of the MS5110S is shown in Figure 4.




Figure 4. Typical Connections of the MS5110S

Connecting Multiple Devices

Multiple MS5110Ss can be connected to a I²C bus. The MS5110S is available in different eight versions, each of which has a different I²C address. An example showing three MS5110Ss connected on a same bus is shown in Figure 5. Up to eight MS5110Ss (use different eight versions of the MS5110S) can be connected to a I²C bus.

Note that I²C bus only needs one set of pull-up resistors.




Figure 5. Connecting Multiple MS5110Ss

Low-Side Current Monitor

Figure 6 shows a circuit for a low-side current monitor. The circuit reads the voltage across a shunt resistor, the voltage of which is amplified by the MS8552, and the result is read by the MS5110S.

It is suggested that the MS5110S be operated at a gain of 8. The gain of the MS8552 can be reduced. For a gain of 8, the op amp should provide output voltage of no greater than 0.256V. Therefore, the shunt resistor is sized to provide a maximum voltage drop of 64mV at full-scale current.






Figure 6. Low-Side Current Measurement

PACKAGE OUTLINE DIMENSIONS
SOT23-6


Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E1	1.500	1.700	0.059	0.067
E	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
L1	0.600REF		0.024REF	
θ	0°	8°	0°	8°

MARKING and PACKAGING SPECIFICATION**1. Marking Drawing Description**

Product Name : 5110S

Product Code : XXXXX

2. Marking Drawing Demand

Laser printing, contents in the middle, font type Arial.

3. Packaging Specification

Device	Package	Piece/Reel	Reel/Box	Piece /Box	Box/Carton	Piece/Carton
MS5110S	SOT23-6	3000	10	30000	4	120000

STATEMENT

- All Revision Rights of Datasheets Reserved for Ruimeng. Don't release additional notice.
Customer should get latest version information and verify the integrity before placing order.
- When using Ruimeng products to design and produce, purchaser has the responsibility to observe safety standard and adopt corresponding precautions, in order to avoid personal injury and property loss caused by potential failure risk.
- The process of improving product is endless. And our company would sincerely provide more excellent product for customer.



MOS CIRCUIT OPERATION PRECAUTIONS

Static electricity can be generated in many places. The following precautions can be taken to effectively prevent the damage of MOS circuit caused by electrostatic discharge:

1. The operator shall ground through the anti-static wristband.
2. The equipment shell must be grounded.
3. The tools used in the assembly process must be grounded.
4. Must use conductor packaging or anti-static materials packaging or transportation.



+86-571-89966911



Rm701, No.9 Building, No. 1 WeiYe Road, Puyan Street, Binjiang District, Hangzhou, Zhejiang



<http://www.relmon.com>